

AWG801 – 8 GSPS 11-bit Arbitrary Waveform Generator

PRODUCT DESCRIPTION

The **AWG801** modules generate arbitrary CW waveforms with sampling rates up to 8 GSPS. The on-board SRAMs provide 8M x 11-bit data memory. The **AWG801** can be controlled by a PC via a USB interface or can work alone with pre-stored waveforms. The sole RF input is a single-ended clock source *CK*, which can be operated at 4 GHz with minimum power of 10 dBm. Thanks to the double-sampling-rate DAC, the input clock needs to be only half of the analog sampling rate. The RF outputs of the module are comprised of a pair of differential analog outputs, *OP* and *ON*, with 50-Ω back termination. The module accepts a high-speed trigger signal and generates synchronization outputs and three programmable marker signals. The waveform generation can be in continuous or burst/pulse mode. The waveform contents can be dynamically changed using user page selection. A programmable profile option offers further programmatic controls of user pages, loop repetitions and auto trigger periods. The companion API provides an interface for software development.

KEY FEATURES

- 11-bit DAC amplitude resolution
- Multiple waveform run modes including Free Run, Triggered Free Run and Triggered Burst modes
- Standard: sampling rate at 8 GSPS with 4 GHz external clock
- Optional: 8 GSPS with 4 GHz internal clock with 10 MHz or pre-selected 10 ~ 100 MHz reference clock
- Optional: sampling rate range from 4 to 8 GSPS (2 to 4 GHz clock)
- Free Run, Triggered Free Run and Triggered Burst modes
- 8M x 11-bit memory depth with multi-page configuration
- Up to 1 ms waveform at 8 GSPS
- Dynamic Paging – seamless waveform swapping
- Hi-speed hardware trigger and API software trigger
- Programmable cyclic waveform repetition
- Three programmable marker signals
- Various built-in waveforms, including pulse, multi-tone and FMCW linear chirping
- USB 2.0 compliant interface (other interfaces available upon request)
- 38 W power consumption using on-board power modules with a 12V power supply
- 12V AC adapter included
- Aluminum enclosure dimensions: 8.25 x 3.5 x 14 (W x H x L) inch
- Companion API and software drivers for easy system development
- Compatible with Matlab (2010a or later) and LabView

ELECTRICAL SPECIFICATIONS

Parameter	Symbol	Min	Typical	Max	Unit
Operating Temperature	T_o		25		°C
Sampling Rate	f_{data}	4	8	8	GSPS
Clock Frequency ¹	f_{CK}	2	4	4	GHz
Clock Input Power	P_{CK}	+10	+12	+14	dBm
Output Frequency	f_{out}	0		4	GHz
Output Level ²	V_{out}	-635		0	mV
Output Power	P_{out}	-4		0	dBm
Output Residue Phase Noise ³	N_ϕ			-130	dBC/Hz
Output Port Return Loss	RL_{RF}		15		dB
Power Supply ⁴	+12V		+12		V
	I_{+12}		3.2		A

¹Clock frequencies vary in steps of 100 MHz

²If external 50 ohm loads are terminated to ground, the analog outputs will have voltage swings from ground to – 0.6 V with a common mode voltage of –0.3 V. If a positive analog output common mode level is desired, the external 50 ohm loads can be terminated to a positive voltage Vpull with a resultant analog output common mode voltage of (Vpull – 0.6)/2.

Vpull should not exceed 5 V.

³10 KHz offset

⁴Current consumption varies with clock frequency.

TERMINAL DESCRIPTION

Name	Function	I/O	Signal
GND	Ground		DC
+12V	Power, +12 V		DC
OP	Waveform Output Positive	O	RF
ON	Waveform Output Negative	O	RF
CK	Input Clock Source +	I	RF
TRIG	Trigger	I	
SYNCI	Reference Clock Input	I	
SYNCO	Divided-by-32 Clock Output	O	
MARKER	Marker #1	O	
MARKER2	Marker #2	O	
MARKER3	Marker #3	O	

DETAILED SPECIFICATIONS

General	
Output Amplitude Resolution	11 bits
Running Modes	Continuous Triggered Continuous Triggered Burst / Pulse
User Interface	Windows Graphical User Interface, USB
Input Clock	
Type	Single-ended, 50- Ω terminated
Connector Type	SMA
Frequency Range	Standard: 4 GHz external clock Optional: 4-GHz internal clock with 10-MHz reference clock Optional: 2 GHz to 4 GHz external clock
Power Level	10 dBm to 14 dBm (12 dBm typical)
Reference Clock	
Type	Single-ended
Connector Type	SMA on the back panel (SYNCl)
Frequency Range	Standard: 10 MHz Optional: Pre-Selected in 10 ~ 100 MHz
Power Level	0.8 V ~ 3.3V p-p (biased at 1.65V)
Analog Output	
Type	Differential, 50- Ω terminated
Connector Type	SMA
Data Rate Range	Standard: 8 GSPS Optional: 4 ~ 8 GSPS
Output Level	-635 mV to 0 V
Output Power	-4 dBm to 0 dBm
Output Phase Noise	Max. -130 dBc/Hz at 10 KHz
Output Return Loss	15 dB

DETAILED SPECIFICATIONS, (CONTINUED)

Waveform	
Max Waveform Length	8,290,560 samples
Minimum Waveform Length	256 samples in Free Run/Continuous mode 1280 samples in Burst mode
Waveform Length Incremental Step	64 samples
Built-In Waveforms	Sine
	Sine A/B
	Ramp
	Pulse
	2 tones
	Multiple tones
	Phase coherent linear chirping
	Phase continuous linear chirping
User-Defined Waveform	User defined amplitude, markers, reset
Trigger	
Connector	SMA
Source	External or Software
Recommended External Trigger	LVC MOS/LVTTL 3.3V
Marker	
Number of Markers	3
Marker Length	User defined
Minimum Marker Length	64 samples
Marker #1 Level	LVC MOS/LVTTL 1.8V
Marker #2 Level	LVC MOS/LVTTL 3.3V
Marker #2 Additional Features	Polarity, Enable, Marker Filter
Marker #3 Level	LVC MOS/LVTTL 3.3V
Marker #3 Additional Features	Polarity, Enable
API	
CLR (Common Language Runtime) support languages targeting the runtime, such as C++/CLI, C#, Visual Basic, Jscript, and J#.	
Compatible with Matlab 2010a or later	
Compatible with LabView	

DETAILED SPECIFICATIONS, (CONTINUED)

GUI
Available for Windows XP, Windows Vista and Windows 7
Options
Programmable profiles Variable clock frequency range for external clock (2 ~ 4 GHz) Internal 4 GHz clock with pre-selected reference clock frequency (10 ~ 100 MHz)

SWITCHING CHARACTERISTICS

PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNITS
TRIG : LVCMOS 3.3V Logic					
V_{IH}	Input Voltage High	2		3.3	V
V_{IL}	Input Voltage Low	0		0.8	V
I	Input driving current		4		mA
t_a	Active time	64			ns
t_s	Settling time			16	ns
MARKER1: CMOS 1.8V TTL Logic					
V_{OH}	Output Voltage High	1.6		1.8	V
V_{OL}	Output Voltage Low	0		0.2	V
t_s	Settling time			1	ns
MARKER2, MARKER3, SYNC0: CMOS 3.3V LVTTTL Logic					
V_{OH}	Output Voltage High	2.9		3.3	V
V_{OL}	Output Voltage Low	0		0.4	V
t_s	Settling time			5	ns

WAVEFORM GENERATION MODES

The module can be operated in three waveform generation modes: *Free Run/Continuous* mode, *Triggered Free Run* mode and *Triggered Burst* mode.

Free Run Mode

In *Free Run* mode, the module starts waveform generation by a *Restart* command from the GUI or API-based applications. Once the waveform starts, the module repeats the waveform continuously. There is no latency between two consecutive waveforms. The following waveform starts right after the end of the preceding waveform. The waveform generation can be aborted by an *Abort* command from the GUI or API-based applications.

Triggered Free Run Mode


In *Triggered Free Run* mode, the operation manner is similar to that in *Free Run* mode except for the start of waveform. The waveform generation is initiated by a trigger signal. In order to accept the upcoming trigger signals, the module has to be *armed* prior the instance of the trigger signals. Trigger signals happening before the module is armed will be ignored. An *Arm* command from the GUI or API-based applications can be used to arm the module. Once the module is armed, it waits for the trigger signal. The waveform generation starts after the falling edge of the trigger signal. The trigger signal can be mainly applied via the TRIGGER SMA connector or provided by a command *Trigger* via the GUI or API-based applications.

Due to the asynchronous timing between the upcoming trigger signal and the module clocking, there will be some uncertain delay/latency between the trigger and the waveform generation. However, the waveform generation is synchronized with respect to the module clock.

Triggered Burst Mode

In **Triggered Burst** mode, the module starts waveform generation when it is armed and receives the trigger signal as in the *Triggered Free Run* mode. Instead of repeating continuously, the waveform starts, repeats, and stops after finite repetitions. The number of the repetitions can be specified by a property *Loop Count* via the GUI or the API-based applications. The *Loop Count* can be set from 1 to 255. Similarly, trigger signals happening before the waveform stops will be ignored. Once the waveform stops, the module will arm itself automatically and wait for the next trigger signal.

The following figure shows waveform generation for different *Loop Counts*: 1, 2, and 3.




USER PAGES AND DYNAMIC WAVEFORM PAGING

User Page—For users, the waveform is stored in a *User Page*. To download a waveform to the AWG, you need to select a user page and set up the waveform parameters if the built-in waveforms are used. After download, in the GUI, the user page information is automatically updated under the waveform tab. In the API, the user page information, such as how many user pages are used, can be derived via API properties. The maximum number of user pages is 255.

Dynamic Paging


Once the users have downloaded waveforms onto the user pages, the waveforms can be selected and generated dynamically without restarting the AWG. The newly selected waveform will follow the previous one without latency. The new waveform starts right after the end of the preceding one. The user page selection can happen any time. As long as the user page is selected (altered) before the current waveform ends, the newly selected waveform will be generated right after the end of the current waveform. Otherwise, the subsequent waveform remains the same as specified in the current user page.




The above figure shows an example of how the waveforms change dynamically according to the user page selections, which can be made via the GUI or the API. Two different waveforms, waveform 0 and waveform 1, are stored in the user page 0 and 1, respectively, using download operations. The AWG waveform generation mode in the example is free run continuous mode. The user page 0 is selected at the beginning. Once the AWG restarts, waveform 0 is generated repeatedly. In the third waveform generation, the user page is changed to user page 1 by the user. Waveform 0 will continue to its end, and the following waveform generated is waveform 1 according to the new user page selection. In the fifth waveform, the user page is changed again back to user page 0. The sixth waveform will be waveform 0 accordingly. Dynamic paging gives the ability to generate compound waveforms as combinations of basic waveforms.

TYPICAL PULSE RESPONSE

Pulses waveforms can be generated using the built-in waveform parameters, which are Amplitude (A), Delay (TD), Rise Time (TR), Hold Time (TH), and Fall Time (TF).




The following screen shot shows typical responses for 8 different slew rates at 8 GSPS. The amplitudes of the waveforms are full scale and the fastest slew rate is 1 sample, that is, full-scale jump in single sample point (0.125 ns). The remaining slew rates vary by increments of 32 sample points (4 ns) in this example.




ENCLOSURE DIAGRAM:

FRONT VIEW



BACK VIEW



SIDE VIEW



DIMENSIONS

Length	14 inches
Width	8.25 inches
Height	3.5 inches
Weight	11 lb

I/O LOCATIONS (MILS. ORIGIN IS LOWER LEFT CORNER)

Front Panel	
OP	4375, 1075
ON	3625, 1075
CK	6875, 2000
Back Panel	
TRIG	5900, 2480
SYNCIN	6650, 2480
SYNCOUT	7400, 2480
MARKER1	7400, 1730
MARKER2	6650, 1730
MARKER3	5900, 1730
+12V Power Plug	2545, 1268
USB type "B" Receptacle	1755, 1278

Euvis Inc.

Ordering Information:

Email to: Sales@euvis.com

Or call: (805) 583-9888 x108 Sales Department

Or fax: (805) 583-9889

The information contained in this document is based on preliminary measured results. Characteristic data and other specifications are subject to change without notice. Customers are advised to confirm information in this advanced datasheet prior to using this information or placing the order.

Euvis Inc. does not assume any liability arising from the application or use of any product or circuit described herein, neither does it convey any license under its patents or any other rights.